India jobs / Cadence Design Systems / Formal Verification / Bengaluru

Formal Verification jobs at Cadence Design Systems in Bengaluru

Explore 12 current openings. Compare roles, companies, locations, and work options, then open any job to view the full details.

Current openings

Showing 20 jobs
  1. Sr Principal Verification Engineer

    Cadence Design Systems

    Cadence seeks a Sr Principal Verification Engineer to lead pre‑silicon verification using AI. The role blends formal verification, UVM, and ML to accelerate design validation. Candidates will architect AI‑enhanced …

    BANGALORE, IndiaOn-siteFull-time
    Active
  2. Lead Verification Engineer

    Cadence Design Systems

    Lead Verification Engineer at Cadence Design Systems drives AI-driven pre-silicon verification. Leveraging formal verification, UVM, and machine learning, the role architects next‑generation verification methodologies. …

    BANGALORE, IndiaOn-siteFull-time
    Active
  3. Lead Verification Engineer

    Cadence Design Systems

    Cadence Design Systems seeks a Lead Verification Engineer to pioneer AI-driven pre‑silicon verification. The role blends formal and UVM verification expertise with machine‑learning techniques, leveraging LLMs and …

    Bangalore, IndiaOn-siteFull-time
    Active
  4. Sr Principal Verification Engineer

    Cadence Design Systems

    Senior Verification Engineer with 12-15+ years in pre-silicon ASIC verification, specializing in formal and UVM methodologies. Expert in debugging verification failures using waveform viewers and simulation tools, and …

    BANGALORE, IndiaOn-siteFull-time
    Active
  5. Principal Design Engineer

    Cadence Design Systems

    Principal Design Engineer at Cadence Design Systems leading verification of Serial and Interface IPs, developing UVM testbenches, performing formal verification and emulation qualification, creating verification …

    BANGALORE, IndiaOn-siteFull-time
    Active
  6. Principal Verification Engineer

    Cadence Design Systems

    Cadence seeks a Principal Verification Engineer to lead validation of Palladium emulation technologies, including UPF. The role involves verifying new features, managing regression suites, reviewing functional …

    Bangalore, IndiaOn-siteFull-time
    Active
  7. Lead Software Engineer

    Cadence Design Systems

    Cadence’s Verification team builds SW‑driven verification solutions that enable customers to validate complex SoC designs. The Lead Software Engineer develops and supports verification libraries, translates customer …

    Bangalore,IndiaOn-siteFull-time
    Active
  8. Lead Product Engineer

    Cadence Design Systems

    Lead Product Engineer drives product development and technology success in the Memory domain of Verification IP, focusing on protocols such as DDR5, GDDR6, DFI, and others. The role accelerates VIP Portfolio adoption at …

    Bangalore, IndiaOn-siteFull-time
    Active
  9. Principal Design Engineer

    Cadence Design Systems

    Principal Design Engineer at Cadence leads verification of Serial & Interface IPs: PCIe, CCIX, CXL, USB, Ethernet, SATA/SAS, UFS, SPI, HDMI, MIPI, I3C. Develop UVM testbench for robust, scalable verification. Perform …

    Bangalore, IndiaOn-siteFull-time
    Active
  10. Principal Software Engineer

    Cadence Design Systems

    Cadence seeks a Principal Software Engineer to develop and verify VIP IP tools. The role requires 8+ years of domain experience, proficiency in SV/UVM functional verification, Python scripting, and memory verification …

    Bangalore, IndiaOn-siteFull-time
    Active
  11. Lead Product Engineer

    Cadence Design Systems

    Cadence Design Systems seeks a Lead Product Engineer to drive development of UCIe verification IP. The role requires deep expertise in UCIe domain, SystemVerilog, and UVM methodology, and a proven track record of …

    Bangalore, IndiaOn-siteFull-time
    Active
  12. Principal Design Engineer

    Cadence Design Systems

    Principal Design Engineer at Cadence Design Systems responsible for design verification of interconnect IP, leading verification plans, coverage collection, and collaboration with DV/Arch/Design/FW teams. Requires 8+ …

    Bangalore, IndiaOn-siteFull-time
    Active
  13. Principal Education Application Engineer

    Cadence Design Systems

    Cadence’s Education & Training team builds high‑impact learning content for verification engineers. The role authorizes and delivers lectures, labs, and demos on UVM, hardware acceleration, and emulation, supporting …

    Bangalore,IndiaOn-siteFull-time
    Active
  14. Principal Design Engineer

    Cadence Design Systems

    Cadence seeks a Principal Design Engineer for its IP Group in Bangalore. The role focuses on verification of serial and interface IPs (PCIe, CCIX, CXL, USB, Ethernet, SATA/SAS, UFS, SPI, HDMI, MIPI, I3C) using UVM …

    BANGALORE, IndiaOn-siteFull-time
    Active
  15. Principal Design Engineer

    Cadence Design Systems

    Cadence Design Systems seeks a Principal Design Engineer to lead verification of Serial and Interface IPs such as PCIe, CCIX, CXL, USB, Ethernet, SATA/SAS, UFS, SPI, HDMI. The role develops UVM testbenches, performs …

    BANGALORE, IndiaOn-siteFull-time
    Active
  16. Design Engineering Architect

    Cadence Design Systems

    Cadence IP Group designs and verifies high‑performance interface IPs. The Design Engineering Architect leads verification strategy, builds UVM testbenches, and may conduct formal verification and emulation qualification …

    Bangalore,India,IndiaOn-siteFull-time
    Active
  17. Lead Design Engineer

    Cadence Design Systems

    Cadence is a leader in electronic design, building software, hardware, and IP that turn concepts into reality. The Lead Design Engineer will develop and verify high‑level verification environments using SystemVerilog, …

    Bangalore, IndiaOn-siteFull-time
    Active
  18. Principal Design Engineer

    Cadence Design Systems

    Principal Design Engineer at Cadence leads DV architecture for Tensilica CPUs, defining scalable verification strategies across processor variants. Designs simulation testbenches in C/C++/RTL, builds reusable UVM …

    Bangalore, IndiaOn-siteFull-time
    Active
  19. Lead Design Engineer

    Cadence Design Systems

    Lead design engineer role at Cadence Design Systems in Bangalore. Requires strong expertise in Verilog, HVL (SV, Specman e) with UVM/OVM/eRM methodology, assertions development/closure, constraint randomization, …

    BANGALORE, IndiaOn-siteFull-time
    Active
  20. Senior Principal Design Engineer

    Cadence Design Systems

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. 12-14 yrs of work experiences in VLSI domain with Master’s/bachelor’s degree in engineering. Strong expertise …

    Bangalore, IndiaOn-siteFull-time
    Active